

ISSN (Online): 2455-3662



EPRA International Journal of Multidisciplinary Research (IJMR) Peer Reviewed Journal

DESIGN AND IMPLEMENTATION OF FIVELEVEL SYMMETRIC INVERTER

T.Anand Kumar ¹

¹ Assistant professor M.E. (Power Electronics) Department of Electrical and Electronics Engineering Dr.Mahalingam College of Engineering and Technology (Autonomous), Pollachi 642 003, T.N, India P.Manikanda Prabu²

²UG graduates Department of Electrical and Electronics Engineering Dr.Mahalingam College of Engineering and Technology (Autonomous), Pollachi 642 003, T.N, India

T.Dhivya³

³UG graduates Department of Electrical and Electronics Engineering Dr.Mahalingam College of Engineering and Technology (Autonomous), Pollachi 642 003, T.N, India

ABSTRACT

The design of five level inverter model using the available DC sources ,obtained from the external sources (e.g., a battery or a fuel cell stack) to produce five level sinusoidal output under the usage of Cascaded topology ,which accounts for several advantages over various other topologies in the inverter design .Thus resulting in five level output from symmetric inverter model being developed.

I. INTRODUCTION

Inverters are basically designed to meet out the basis needs of all the appliance requiring AC voltage sources as their input. In [1], a multilevel converter was presented in which the two separate DC sources were supplied to the two H-bridges in the cascaded connection. The main advantages of multilevel converters are low harmonic distortion of the generated output voltage, low electromagnetic emissions, high efficiency, the ability to operate at high voltages, and modularity [7]–[10]. In general, multilevel converters are categorized into diodeclamped [11]–[13], flying capacitor [14]–[16], and cascaded H-bridge multilevel topologies [17]–[20]In contrast, in this paper, hardware model is developed for the symmetric inverter using cascaded topology for five level and the output is obtained through DSO. The interest here is interfacing DC power sources on the PCB board developed and the connections made for cascade multilevel inverter, where the DC sources supplies both the auxiliary and the main H-bridges. As the name symmetric resembles the two voltages used in both H-bridges are equal. Currently, each phase of a cascade multilevel inverter requires n DC sources and this condition is verified through this paper. Thus the voltage levels of the DC sources are maintained and the output is expected to satisfy the fundamental frequency.

II. CASCADE MULTILEVEL INVERTER

A cascade multilevel inverter is a power electronic device built to synthesize a desired AC

voltage from several levels of DC voltages. Such inverters have been the subject of researchingthe last several years [2] - [6], where the DC levels were considered to be identical in that all of them, which were batteries, solar cells, etc. To operate a cascade multilevel inverter using DC sources, it is proposed to have two separate DC sources for the entire bridges with equal magnitude due to the symmetric condition.

There are several advantages for cascaded multilevel inverter over other topologies of the multilevel inverter connections which are listed as follows,

i)Elimination of excessively large number of bulky transformers

required by the multi-phase inverters.

ii)Avoidance of extra clamping diodes and flying capacitors which are

required by diode clamped and flying capacitors multilevel inverters.

iii) Simple and modular configuration.

iv) Flexibility in extending to higher number of levels.

Cascade multilevel inverters have been developed for electric utility

applications. Their applications are included as follows,

i) Generate almost sinusoidal waveform voltage while only switching

one time per fundamental cycle.

ii) Dispense with multi-pulse inverter's transformers used in

conventional utility interface and static varcompensators.

iii) Enables direct parallel or series transformerless connection tomedium-and high-voltage

The basic connections and the circuit diagram implementing the five level symmetric inverter model was shown in Fig. 1.It involves two H-bridges connected in cascaded topologies. The cascaded connections resembles the same as that of in the series connection ,the only difference is that the output is feeded to the next H-bridges as input. But in the series connection ,the same input is feeded across all the components in the circuit.



Fig. 1.Structure of a symmetric multilevel cascaded H-bridges inverter.

The DC source for the first H-bridge (H1) is a DC power source with an output voltage of Vdc, while the DC source for the second H-bridge (H2) is another voltage source tobe held at Vdc. Each Hbridges contains four switches and the produces respective output according to the triggering of it. The output voltage of the first and second Hbridges are denoted by v1and v2 respectively. The gross output from these two symmetric DC sourced cascade five level inverter is v = v1+v2. By opening and closing the switches of H1 appropriately, the output voltage v1 can be made equal to -Vdc, 0, or Vdc similarly, the output voltage of H2 can also be made equal to -Vdc, 0, or Vdc by opening and closing its switches abruptly. Therefore, the output voltages of the inverter can have the values, -2Vdc, -Vdc, 0, Vdc, 2Vdc, which are the magnitudes of the five level output and is illustrated in Fig. 2. Table I shows how a waveform can be generated using the topology of Fig 1.(cascaded topology). Thus the switching operations containing the respective switches with their voltage magnitudes at each level are been cleared explained through the output waveform in Fig 2., which was plotted against the time period (t) and magnitude of voltage in volts. The time is given by the reciprocal of the frequency i.e., T=1/f,

Where f is the fundamental frequency of operation of the switches .



Fig. 2. Output waveform of 5-level symmetric cascade five inverter.

The voltage at main H-bridge $v_1 = Vdc$ is the voltage to be chosen. It is that $v_2=v_1t_0$ be the voltage across the auxiliary bridge by the symmetric condition. The following Table 1 gives the switching conditions of the five level inverter model.

Switches	v1	v2	v = v1 + v2
\$1,\$4,\$6,\$8	Vdc	0	Vdc
\$1,\$4,\$5,\$8	Vdc	Vdc	2Vdc
\$2,\$3,\$5,\$7	0	-Vdc	-Vdc
\$2,\$3,\$6,\$7	-Vdc	-Vdc	-2Vdc

Table 1.Switching conditions

III. SIMULATION MODEL

The simulation model is the pre-model circuit of the hardware to be developed through the MATLAB tool using the components available in it for analyzing the normal functioning of the circuit that has to be designed as a hardware. This paper deals about the design and implementation of symmetric five level inverter, which will be briefed in the following paragraphs.

IV. FIVE LEVEL INVERTER

The five level inverter model consisting of two Hbridges in cascaded connections, which are powered by two DC source for the main bridge and auxiliary H-bridge with the same magnitude, by the symmetric condition. The design of the circuit in MATLAB tool could be as shown in Fig 3, where each subsystem represents a H-bridge. Subsystem 1 is the main H-bridge with DC source of magnitude Vdc and the subsystem 2 is the auxiliary H-bridge with another DC source with the same magnitude. The load being used could be of resistor, since the simulation circuit could be grouped under the subsystem which involves the Simulink model to look simple and easily understandable.





V. MATLAB OPERATIONS

The switches used for the inverter operations are MOSFETs thet needs trigger pulse for its effective function. In order to provide the gate pulse, the MATLAB program was developed. It ensures control and effective operation of the inverter switches that were developed, thus enabling the switching of gate signals according to the program being developed for the proper functioning of the sewitches, contributing to the better performance of the inverter. In spite of using separate pulse generators across each switches, the MAT function enables the generation of same pulse through program which could be more effective and easy. Considering the effective use of normal pulse generator, which helps in the process of providing the gate pulse to the power electronic switcheswhich are more effective only for small circuits, where the pulse angle values should be changed for various operation of the switches .The calculation of those angles is possible for small circuits, but for a circuit with numerous power electronic switches which could be complicated to change the switching pulse angles at every stage of operation. Thus by the use of MAT function for programming which could be more robust and reliable thus reducing the complications of calculating the angle value at every interval of time.

VI. GATE PULSE

The switches thus being used in the H-bridge requires the external supply to the gate terminals. Since it is a gate controlled device. Thus these gate signals could be generated either by PWM or by using the MAT function (where the normal program could be made). Thus the gate signals are needed for triggering on the switches being used in the H-bridge circuit.For each switches,namely $s_{1,S_2,S_3,S_4,S_5,S_6,S_7,S_8}$ the gate signals should be given separately. The basic

common thing could be that ,all the gate pulse values are limited to 5V.Inorder to reduce the confusion in naming ,the switches arebeing named in the consecutive order starting from the main bridges then moving to auxillary bridges.Since MOSFET is voltage controlled device, gate voltage provides the necessary control process. Fig 4 shows the timing sequence at which the switches are triggered,which are generated by programming through the MAT function.



Fig. 4.Gate pulses of the switches using MAT function

VII. SIMULATION OUTPUT

The simulation model that results in the output which could be a symmetric five level waveform. This has been successfully arrived with theappropriate output voltage and current across the load resistor of 100Kohms(load value choosen). Thevoltage across the load could be similar as shown in Fig 5 determining the relation between time period and current.



Fig. 5. Simulink output of voltage

The current drawn by the load could be similar as shown in Fig 6 which was plotted against time period and current. The current drawn could be varied depending upon the load requirements. Here the load is the resistor of value 100Kohms and so the corresponding current drawn was minimum.



Fig .6. Simulink output of current VIII. THD ANALYSIS

Total Harmonic Distortion of any system could be calculated which results in the harmonics level in that particular circuit. Thus in the MATLAB tool by using FFT analysis option the THD level in this simulation model of symmetric five level inverter has been obtained as shown in Fig 7and 8.Its very essential to verify the harmonics level of the circuit to find its efficient operation .As its important to reduce the harmonics level in the circuit is very important to make the circuit to work more effectively.



Fig. 7. FFT Analysis

The value of THD has been reduced compared to the three level inverter. Thus by increasing the levels of the output, the THD could also be reduced accounting for the improved efficiency.



Fig.8 .THD Level

IX. HARDWARE MODEL

The hardware model is developed after the successful completion of the simulation model. Thus for the hardware development the components needed are as follows in the Table 2. Table 2.Hardware components.

Name of the **Range/Specification** S.N 0 component IRFP150N 1. MOSFET 2. TLP250H Driver 3. Resistor $100 \,\Omega$ 4. Capacitor 400 µf 50HZ 5. Frequency Main DC voltage 9V 6. 7. 9V Auxiliary DC voltage

The hardware model thus developed using these components and its working model is represented in the Fig 9.The hardware model thus developed through the eagle software ends with the PCB board. All the components mentioned above are placed over the appropriate places on the board along with the supply mains and the DC sources .The main operation could be the conversion of the fixed DC to the AC voltages through the usage of the MOSFET switches and the controller .All the MOSFET switches are being triggered by the signal from the controller .The controller receives the control signal from the MAT program an dit enables the gates of the respective switches which are being connected to the transformer for the trigger input .Once the gate of the respective switch receives the control signal, it enables the supply to the switches which then make the process of forward/reverse bias according to the supply terminals. Thus all these ends up I supplying the load and the output is taken with the help of DSO.



Fig. 9.Working model of symmetric five level cascaded inverter

The hardware model is being tested for its proper functioning and the output thus obtained are accurate and it is represented in Fig 10.Withan amplitude of 18V due to the combination of two symmetric voltages of 9V



Fig. 10.HardwareOutput Voltage X. CONCLUSION

The implementation of the cascaded five level symmetric inverter with its design , simulation model and hardware development was completed and the output was also been verified. Thusthe hardware output obtained could ensure the generation of the five level AC voltage with the symmetric DC voltages available and also the interest towards the implementation of increased levels of AC voltages from this inverter circuit, reducing the harmonics levels are some challenging actions in this inverter design which will be continued.

REFERENCES

- [1] M. Manjrekar, P. K. Steimer, and T. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power applications," IEEE Transactions on Industry Applications, vol. 36, no. 3, pp. 834–841, May/June 2000.
- [2] M. Klabunde, Y. Zhao, and T. A. Lipo, "Current control of a 3 level rectifier/inverter drive system," in Conference Record 1994 IEEE IAS Annual Meeting, 1994, pp. 2348– 2356.
- [3] W. Menzies, P. Steimer, and J. K. Steinke, "Five-level GTO inverters for large induction motor drives," IEEE Transactions on IndustryApplications, vol. 30, no. 4, pp. 938–944, July 1994.
- [4] G. Sinha and T. A. Lipo, "A four level rectifier-inverter system for drive applications," in Conference Record IEEE IAS Annual Meeting, October 1996, pp. 980–987.
- [5] J. K. Steinke, "Control strategy for a three phase AC traction drive with three level GTO PWM inverter," in IEEE Power Electronic Specialist Conference (PESC), 1988, pp. 431– 438.
- [6] J. Zhang, "High performance control of a three level IGBT inverter fed AC drive," in Conf. Rec. IEEE IAS Annual Meeting, 1995, pp. 22–28.
- [7] C. Cecati, A. Dell'Aquila, M. Liserre, and V. G. Monopoli, "Design of H-bridge multilevel active rectifier for traction systems," IEEE Trans. Ind. Appl., vol. 39, no. 5, pp. 1541–1550, Sep. 2003. 1990.
- [8] E. Ozdemir, S. Ozdemir, and L. M. Tolbert, "Fundamentalfrequencymodulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system," IEEE Trans. Ind. Electron., vol. 56, no. 11, pp. 4407– 4415, Nov. 2009.
- [9] H. Sepahvand, M. Khazraei, M. Ferdowsi, and K. A. Corzine, "Feasibility of capacitor voltage regulation and output voltage harmonic minimization in cascaded H-bridge

converters," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2010, pp. 452–457.

- [10] E. Villanueva, P. Correa, and J. Rodriguez, "Control of a single phase H-bridge multilevel inverter for grid-connected PV applications," in Proc. Power Electron. Motion Control Conf., 2008, pp. 451–455.
- [11] Y. Cheng and M. L. Crow, "A diode-clamped multi-level inverter for the StatCom/BESS," in Proc. IEEE Power Eng. Soc. Winter Meeting, 2002, vol. 1, pp. 470–475.
- [12] K. A. Corzine and J. R. Baker, "Multilevel voltage-source duty-cycle modulation: Analysis and implementation," IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 1009–1016, Oct. 2002.
- [13] H. Sepahvand, M. Ferdowsi, and K. A. Corzine, "Fault recovery strategy for hybrid cascaded H-bridge multi-level inverters," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2011, pp. 1629–1633
- [14] H. Sepahvand, M. Khazraei, M. Ferdowsi, and K. A. Corzine, "Startup procedure and switching losses reduction for a single-phase flying capacitor active rectifier," IEEE Trans. Ind. Electron., to be published.
- [15] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in singlephase flying capacitor multilevel power converters," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769–778, Feb. 2012.

- [16] M. Khazraei, H. Sepahvand, M. Ferdowsi, and K. A. Corzine, "Hysteresisbased control of a single-phase multilevel flying capacitor active rectifier," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 154–164, Jan. 2013.
- [17] J. Dixon, J. Pereda, C. Castillo, and S. Bosch, "Asymmetrical multilevel inverter for traction drives using only one dc supply," IEEE Trans. Veh. Technol., vol. 59, no. 8, pp. 3736–3743, Oct. 2010.
- [18] X. Kou, K. A. Corzine, and Y. L. Familiant, "Full binary combination schema for floating voltage source multilevel inverters," IEEE Trans. Power Electron., vol. 17, no. 6, pp. 891–897, Nov. 2002.
- [19] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial 3626 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 60, NO. 9, SEPTEMBER 2013 applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [20] J,Rodrigues, L.Jih-Sheng and P.Fang Zheng, "Multilevel invertes: A Survey of topologies, controls application." IEEE Trans. Ind.Electron., vol.49, no.4, pp.724 -738, Aug. 2002.