#### **Chief Editor** Dr. A. Singaraj, M.A., M.Phil., Ph.D. Editor Mrs.M.Josephin Immaculate Ruba **EDITORIAL ADVISORS** 1. Prof. Dr.Said I.Shalaby, MD,Ph.D. **Professor & Vice President Tropical Medicine**, Hepatology & Gastroenterology, NRC, Academy of Scientific Research and Technology, Cairo, Egypt. 2. Dr. Mussie T. Tessema, Associate Professor, **Department of Business Administration,** Winona State University, MN, United States of America, 3. Dr. Mengsteab Tesfayohannes, Associate Professor, Department of Management, Sigmund Weis School of Business, Susquehanna University, Selinsgrove, PENN, United States of America, 4. **Dr. Ahmed Sebihi Associate Professor** Islamic Culture and Social Sciences (ICSS), Department of General Education (DGE), Gulf Medical University (GMU), UAE. 5. Dr. Anne Maduka, Assistant Professor, **Department of Economics**, Anambra State University, Igbariam Campus, Nigeria. Dr. D.K. Awasthi, M.SC., Ph.D. 6. **Associate Professor Department of Chemistry**, Sri J.N.P.G. College, Charbagh, Lucknow, Uttar Pradesh. India 7. Dr. Tirtharaj Bhoi, M.A, Ph.D, Assistant Professor. School of Social Science. University of Jammu, Jammu, Jammu & Kashmir, India. 8. Dr. Pradeep Kumar Choudhury, Assistant Professor. Institute for Studies in Industrial Development, An ICSSR Research Institute, New Delhi- 110070, India. 9. Dr. Gyanendra Awasthi, M.Sc., Ph.D., NET Associate Professor & HOD Department of Biochemistry. Dolphin (PG) Institute of Biomedical & Natural

Dehradun, Uttarakhand, India. 10. Dr. C. Satapathy, Director, Amity Humanity Foundation, Amity Business School, Bhubaneswar, Orissa, India.

Sciences,



ISSN (Online): 2455-7838 SJIF Impact Factor (2017): 5.705

### **EPRA International Journal of**

# **Research & Development** (IJRD)

Monthly Peer Reviewed & Indexed International Online Journal

Volume: 3, Issue:10, October 2018







SJIF Impact Factor: 5.705 Volume: 3 | Issue: 10 |October| 2018 ISSN: 2455-7838(Online) EPRA International Journal of Research and Development (IJRD)

### ANALYSIS OF DELTA SIGMA MODULATOR OF ORDER 3 AND 4 FOR VARIOUS OPEN SOURCE RESERVATION USING CRFB TOPOLOGY

Dr. T. Ananth Kumar

Assistant Professor, Department of Electronics and Communication Engineering IFET college of Engineering, Villupuram, Tamil Nadu, India

#### ABSTRACT

This paper gives a general study for the Sigma Delta Digital to Analog Converter, describes the basic differences between the Nyquist rate DAC & Oversampling DAC. It brings the structure for the order one & two delta sigma modulator. This paper concludes with the SNR vs. oversampling ratio comparison for various order filters. This paper introduces the SNR calculation for various order of Delta Sigma Modulator (DSM) for the loop filter topology chosen as CRFB which is simulated using MATLAB Simulink and Xilinx 14 ISE. The paper concludes with the comparison of all analyzed DSM.

KEYWORDS- CRFB; DAC; DSM; OSR;

#### I. INTRODUCTION

The growth of multimedia systems has been increased with the demand for an audio digital-toanalog converter (DAC), the demand for low-cost, wide dynamic range and high linearity of DAC. Since It is inherently benefited, Delta-sigma modulation (DSM) is the most suitable DAC topology to satisfy these requirements, which reduces the bits of input digital signal at the cost of increasing sample rate and a great many of digital circuits. The area and the intricacy of the analog part can be greatly condensed and the implementation of digital circuit is very convenient by using developed digital signal process and CMOS technique. Therefore the cost of a DAC can be decreased and that's why the topology of DSM is popular now.

In actual application the tradeoff among power, stability and DR must be made. Large DR needs high over sample rate and multi-bit quantizer, which will increase power and the difficulty of the implement of the circuit. For stability multibit quantizer is needed for high order DSM but it will increase the difficulty of the internal design of DAC. So the over sample rate and the number of the bits of the quantizer must be chosen seriously in order to achieve those anticipated goals. [1]

#### II. DELTA SIGMA DAC ARCHITECTURE

A general block diagram for a sigma-delta D/A converter is depicted in Figure 1. It consists of four functionally different parts. In the first phase, the sampling rate of the input discrete-time signal is increased using an interpolator filter. In the second phase, the noise shaper converts an n-bit input data stream into a 1-bit data stream. This data stream is converted in the third phase into an analog signal using a 1-bit D/A converter. The role of the noise shaper is to keep the noise generated by the quantization as low as possible in the baseband.

The final phase consists of removing the out-of-band noise using an analog low pass filter.

The major obstacle in the sigma-delta D/A converter design is the efficient small area integration of the interpolator. In this paper, we use similar ideas for designing interpolators for D/A converters. We report a novel high performance linear-phase FIR filter structure which can be easily implemented in a small area. The optimization is performed in such a way that the overall interpolator contains no general multipliers and very few data memory locations. This is achieved by using several interpolation stages with each filter stage containing a small number of delay elements and arithmetic operations.

#### A. Oversampling and The $\Delta \Sigma$ DAC

The Nyquist sampling theorem states that to reproduce a signal faithfully by means of samples taken at regular intervals it is necessary to sample the signal at a rate that is greater than twice the highest frequency present in the signal. Generally DACs sample at a rate that is a bit higher than the Nyquist rate. Sigma-delta converters, however, are different. Because each digital word output by a sigma-delta converter is the average of many samples, the converter must sample at many times the highest frequency we are interested in seeing. The sigma-delta converter allows us to get very accurate results using very simple analog circuitry. The price we pay is the need to sample the signal very quickly.



#### Figure 2: Block Diagram of $\Delta \Sigma$ DAC

The noise-shaping loop NL reduces the word-length of its input signal to a few (1-6) bits. If a singlebit NL output is used, then the linearity requirements for the DAC following the NL can be relaxed. The NL output must contain a faithful reproduction of the input signal  $u_o(n)$  in the baseband, but it will also include the filtered truncation noise caused by the reduction of the word-length in the loop. The spectrum of the NL output signal is schematically illustrated in Figure 3.

As well as reducing the cost, oversampling can be used to increase the resolution of DAC. If the converter has a step size of q volts then the error e (which appears as quantization noise) of a quantized sample takes values between -q/2 and +q/2. If we assume that the

input signal is equally likely to take any value within one quantization interval, then we can assume that the probability density function for the noise signal is uniform. Therefore the quantization noise power can be calculated as the average squared value of e:

$$Q_N = \frac{1}{q} \int_{-q/2}^{q/2} e^2 de = \frac{1}{3q} e^3 |_{-q/2}^{q/2} = \frac{q^2}{12} \dots (1)$$



## Figure 3: Signal and Noise Spectra in a $\Delta \Sigma$ DAC **B.** Delta Sigma Modulator

A sigma-delta modulator is a non-linear system incorporating feedback. Not surprisingly, the modulator may display limit cycle oscillations that result in the presence of periodic (tone) components in the output.







Figure 5: Z Domain Block Diagram of First Order  $\Delta \Sigma$  Modulator (MOD1)

From the figure 5,

 $y(n) = y(n-1) + u(n) - v(n-1) \dots (2)$ And hence combining equations for n=1, 2, 3...N  $y(N) - y(0) = \sum_{n=0}^{N} [u(n) - v(n-1)] \dots (3)$ 

Where v show the outcome of modulator.

Thus, for a dc input u, if we allow the circuit to operate for a sufficiently long time, the average value of the digital output v will become an arbitrarily good approximation of the input. This average value can be recovered by cascading a digital lowpass filter with the  $\Delta \sum$  loop.

The simplest way to construct a second-order modulator from MOD 1 is to replace the quantizer within MOD 1 with another copy of MOD1. The resulting structure is shown in Figure. [3]



Figure 6: A second-order  $\Delta \Sigma$  modulator (MOD2) obtained by replacing the quantizer in MOD1 with another copy of MOD1



#### Figure 7: Linear Model second-order $\Delta \Sigma$ modulator (MOD2)

The Loop filter can be realized in various topologies CIFB (Cascade-of-integrators, feedback form), CIFF (Cascade-of-integrators, feed forward form), CRFB (Cascade-of-resonators, feedback form) & CRFF (Cascade-of-resonators, feed forward form). In the next section the related work is done using the topology CRFB.

The CRFB structure for even & odd order loop filter is given by figure



# Figure 8b: CRFB Structure for Odd Order III. RELATED WORK

Specification of Our Work:

- Loop Filter Order: 3<sup>rd</sup> & 4<sup>th</sup>
- OSR (Over Sampling Ratio): 16 & 32



Figure 9a: SNR vs. Input Amplitude for Third Order Sigma Delta Modulator with OSR as 16 using CRFB topology



Figure 9b: SNR vs. Input Amplitude for Third Order Sigma Delta Modulator with OSR as 32 using CRFB topology



#### Figure 9c: SNR vs. Input Amplitude for Fourth Order Sigma Delta Modulator with OSR as 16 using CRFB topology



Figure 9d: SNR vs. Input Amplitude for Fourth Order Sigma Delta Modulator with OSR as 32 using CRFB topology

#### **IV. RESULTS**

Figure 10 depicts the relationship between quantization noise, OSR, and modulator order by showing the signal to noise ratio (SNR) vs. the OSR for a first, second, and third order modulator. The graph illustrates that as the OSR increases, the noise decreases (SNR increases) and that as the order of the modulator increases, the noise decreases.



Figure 10: SNR vs. Oversampling Ratio for  $\Delta \Sigma$ Modulator

Table 1 shows the comparison among the Delta Sigma Modulator of various orders with different OSR.

Table 1: Comparisor	n of Various DSM
---------------------	------------------

DSM Order	OSR	Max. SNR (in dB)
3	16	53.3
3	32	70.6
4	16	57.8
4	32	78.6

In future, we can implement the HDL code for the above mentioned DSM & compare the same with

respect to the hardware requirement (LUT, slices viz.), Maximum frequency of Operation.

#### V. CONCLUSION

The basic principles of D/A conversion with sigma-delta modulators are reviewed. The techniques of oversampling and noise shaping allow the use of relatively to perform high resolution conversion. Thus, the various order Delta Sigma Modulator design and SNR vs. Oversampling ratio comparison is explained.

#### VI. REFERENCES

- 1. Yang W., Cheng YY, Wang J., "Simulation of Multibit Digital Delta-Sigma Modulator", 2015, IEEE.
- 2. Huang X., Han Y., Chen L., "The Design and FPGA Verification of a General Structure, Area-optimized Interpolation Filter Used in  $\Delta \Sigma$  DAC", 2006, IEEE
- 3. Schreier R., Temes G.C., Understanding Delta-Sigma Data Converters, 3-e, IEEE Press, 2005
- 4. Jarman David, "A Brief Introduction to Sigma Delta Conversion", Intersil, 1995