DESIGN OF 7 STAGE CS-VCO, PHASE DETECTOR AND LOOP FILTER FOR PLL IN 45NM TECHNOLOGY USING CADENCE EDA TOOL

Deepak Ruban M  
Department of EEE,  
Dr. Mahalingam College of Engineering and Technology,  
Pollachi, India

Jeevitha A  
Department of EEE,  
Dr. Mahalingam College of Engineering and Technology,  
Pollachi, India

Shiny J S  
Department of EEE,  
Dr. Mahalingam College of Engineering and Technology,  
Pollachi, India

ABSTRACT
Phase Locked Loop is the heart of the many modern electronics as well as communication system. So the PLL must operate in the GHz frequency range. PLL is a mixed signal circuit as its architecture involves both digital and analog signal processing units. This paper focuses on design of High-Speed, Low Power Consumption, faster face and frequency locking PLL. All miscellaneous blocks of PLL had been designed in GPDK 45nm CMOS Technology with supply voltage 1.8V using CADENCE spectre tool. Virtuoso Analog Design Environment tool of Cadence have used to design and simulate schematic. Simulation results were done for all process corners, temperature (-40°C to +100°C). It is found that designed PLL consumes 865.5 micro-Watts power and have a lock time 100 nanoseconds.

KEYWORDS: Current limiter, phase detector, transient responses.

1. INTRODUCTION
The PLL is the most important and developing part of Digital electronics, Communication (Wireless and wire-line) and High-speed (Low propagation delay) digital systems. A PLL designed by Integrated CMOS has achieved the great importance in the last few decades because of the high performance system design in the digital and communication area. It is basically used in clock generator, frequency synthesizer and also used as a data/clock recovery systems in computer, radio-frequency domain and communication system. For designing the PLL wider tuning range, VCO of High gain and high frequency range of operation are required. The PLL consists of PFD (Phase Frequency Detector), Charge pump, Loop filter and VCO (Voltage Control Oscillator) and these three are the basic building blocks of the PLL.

2. BRIEF WORKING
A PFD (Phase Frequency Detector) is used to compare the phase of feedback signal from VCO with the phase of input reference signal and generate outputs (UP or
3. PLL CIRCUIT DESCRIPTION

3.1 Phase Frequency Detector

The Phase Frequency Detector (PFD) generates a phase error (UP/DOWN) signal by comparing phase of input (reference) signal and output signal of VCO. UP signal will be HIGH when phase of input (reference) signal leads to VCO output signal otherwise DOWN signal will be HIGH. The below figure shows the Phase Frequency Detector of the proposed PLL designed by the help of four inverters, two pass transistors, two NMOS and two PMOS [1]. Due to the absence of reset circuitry, the proposed PFD is Dead zone free and so that the PFD will produce proper output for any phase difference of input reference signal and output signal of VCO.

3.2 Charge Pump and LPF

Charge pump (CP) is used to convert the digital output of PFD into a current signal, so that a stable controllable signal is generated for oscillator to control the oscillation frequency. Charge pump stores the charge in the capacitor of Loop Filter. The below figure shows the schematic of proposed Charge pump (CP) and Low Pass Filter (LPF), operated by the UP and DOWN signals generated by the PFD. When UP signal is HIGH transistor NM1 will be ON and capacitor of LPF starts charging, and when DOWN signal is HIGH transistor NM2 will be ON and capacitor of LPF starts discharging.

3.3 Proposed VCO for PLL

The VCO plays a vital role in the designing of PLL. Basic function of VCO is to increase or decrease the output frequency according to the input control voltage. Figure 4 shows the proposed schematic diagram of CS-VCO (Current Starved Voltage Controlled Oscillator) [3]. In this schematic MP2 and MN2 transistor work as a current limiter for inverter (MP7 and MN7). For five stage CS-VCO, five such inverter with current limiter transistor connected in series. Proposed VCO generates sinusoidal oscillations and last inverter (MP12 and MN12) is used to convert the sinusoidal wave to square wave.
To determine the design equations for use with the current-starved VCO,
the total capacitance on the drains of M1 and M2 is given by
\[ C_{\text{tot}} = C_{\text{out}} + C_{\text{in}} \]
\[ C_{\text{tot}} = Cox \times (WpLp + WnLn) + (3/2) \times Cox \times (WpLp + WnLn) \]
This is simply the output and input capacitances of the inverter.
The equation can be written as
\[ C_{\text{tot}} = (5/2) \times Cox \times (WpLp + WnLn) \] (*)
The time takes to charge \( C_{\text{tot}} \) from zero to \( V_{sp} \) with the constant current \( I_d4 \) is given by
\[ t1 = C_{\text{tot}} \times (V_{sp} / I_d4) \]
While the time takes to discharge \( C_{\text{tot}} \) from \( V_{DD} \) to \( V_{sp} \) is
\[ t2 = C_{\text{tot}} \times ((V_{DD} - V_{sp}) / I_d1) \]
The oscillation frequency of the current starved VCO for \( N \) (an odd number >= 5) number of stages is
\[ F_{\text{osc}} = 1 / (N \times (t1 + t2)) \]
Substitute \( t1 + t2 \) value in \( F_{\text{osc}} \) Equation
\[ F_{\text{osc}} = I_d / (V_{DD} \times C_{\text{tot}} \times N) \]
At maximum frequency,
\[ V_{max} = V_{DD} \]
Since,
\[ F_{\text{osc}} = 1 / (T \times \text{avg}) \]
The average current output of VCO is
\[ \text{avg} = (N \times V_{DD} \times C_{\text{tot}}) / (T) \] (I)
Substituting the values frequency and current in (I)
\[ I_d = N \times V_{DD} \times C_{\text{tot}} / F_{\text{osc}} \]
\[ F_{\text{osc}} = (I_d) / (N \times V_{DD} \times C_{\text{tot}}) \] (II)
Here,
\[ F_{\text{osc}} = \text{Oscillation Frequency of VCO} \]
\[ N = \text{No of stages} \]
\[ V_{DD} = \text{Supply Voltage} \]
\[ C_{\text{tot}} = \text{Total Capacitance of inverter} \]
\[ I_d = \text{Drain Current} \]
\[ Cox = \text{Oxide Capacitance} \]
For 45 nm Technology,
\[ I_d = 5.9 \times 10^{-3} \]
\[ Cox = (Eo \times Er) / Tox \]
\[ Eo = 8085 \times 10^{-18} \text{F/um}^2 \]
\[ Er = 3.97 \]
\[ Cox = 8.78 \text{F/um}^2 \]
Substitute these values in (I),
\[ C_{\text{tot}} = (5/2) \times Cox \times (WpLp + WnLn) \]
\[ C_{\text{tot}} = (5/2) \times (8.78 \times 10^2 \text{F/um}^2) \times (1 \mu m \times 45n + 1 \mu m \times 45n) \]
\[ C_{\text{tot}} = 19.75 \text{F} \]
Now substituting the values in (II)
\[ F_{\text{osc}} = (I_d) / (N \times V_{DD} \times C_{\text{tot}}) \]
\[ F_{\text{osc}} = (5.9 \times 10^{-3}) / (7 \times 1.8 \times 19.75 \times 10^{-15}) \]
\[ F_{\text{osc}} = 2.4 \text{ GHz} \]

### 3.4 Frequency Divider

Frequency divider divides the VCO frequency to generate a frequency which is equal to reference frequency. We have used divide by 2 network, we can vary the divider network for synthesis of different frequencies. It divides the clock signal of VCO and generates D-clock which is applied to phase frequency detector which compare it with input data.

[Diagram of Frequency Divider]

#### 3.5 Transient Response of PFD

Two pulse signals of different frequencies are connected with the inputs of Phase Frequency Detector, and resulting signals is observed at output terminals of PFD.

[Diagram of Transient Response of PFD]

The phase of Vin1 signal leads the phase of Vin2 signal, UP will be HIGH, and when the phase of Vin2 signal leads the phase of Vin1 signal, DOWN will be HIGH.

#### 3.6 Transient Response of Current starved VCO

The main block of the PLL circuit is the voltage controlled oscillator. The circuit is designed to give a center frequency of 1 GHz. The center frequency of an oscillation at input control voltage is 1.05 GHz.
3.7 Transient Response of Charge-pump and LPF

In the below diagrams, the transient responses of charge pump during charging and discharging are shown.

4. TRANSIENT RESPONSE OF PLL

In the PLL, the control voltage starts increasing initially according to oscillation frequency, but after some time oscillations get sustained, and control voltage became constant and at this time locking starts. Locking range of the proposed PLL is 950MHz (50MHz – 1GHz).

5. LOCKING PLOT OF PLL

In the below figure VCO output signal shows in blue, reference signal in red and control voltage in black. By overlapping them, it is clear that VCO output locked with input reference and control voltage is constant.

6. POWER DISSIPATION OF PLL

Total power dissipation is calculated as

\[ P_{avg} = V_{dd} \times I_{avg} = V_{dd} \times I_{dd} \]

From the above expression,

\[ P_{avg} = 277.2\mu W. \]

7. CONCLUSION

In the proposed paper PLL is implemented on CADENCE EDA 45nm process technology with an improved lock range 950MHz (50MHz–1GHz). Proposed PFD is dead zone free and it has less area as compared to conventional PFD.
due to absence of reset circuitry, also high gain 2.21GHz/V and larger tuning range 167MHz – 1.711GHz is achieved in designed CS-VCO. Simulation of this PLL circuit is done using spectre simulator of CADENCE and improved simulation results are obtained, i.e. power dissipation 277.2 μW and jitter 9.8ps at 1GHz.

REFERENCES


