Chief Editor
Dr. A. Singaraj, M.A., M.Phil., Ph.D.

Editor
Mrs. M. Josephin Immaculate Ruba

EDITORIAL ADVISORS
1. Prof. Dr. Said I. Shalaby, MD, Ph.D.
   Professor & Vice President
   Tropical Medicine, Hepatology & Gastroenterology, NRC,
   Academy of Scientific Research and Technology,
   Cairo, Egypt.
2. Dr. Mussie T. Tessema,
   Associate Professor,
   Department of Business Administration,
   Winona State University, MN,
   United States of America,
3. Dr. Mengsteb Tesfayohannes,
   Associate Professor,
   Department of Management,
   Sigmund Weis School of Business,
   Susquehanna University,
   Selinsgrove, PENN,
   United States of America,
4. Dr. Ahmed Sebhi
   Associate Professor
   Islamic Culture and Social Sciences (ICSS),
   Department of General Education (DGE),
   Gulf Medical University (GMU),
   UAE.
5. Dr. Anne Maduka,
   Assistant Professor,
   Department of Economics,
   Anambra State University,
   Igbariam Campus,
   Nigeria.
6. Dr. D. K. Awasthi, M.Sc., Ph.D.
   Associate Professor
   Department of Chemistry,
   Sri J.N.P.G College,
   Charbagh, Lucknow,
   Uttar Pradesh, India
7. Dr. Tirtharaj Bhoi, M.A, Ph.D,
   Assistant Professor,
   School of Social Science,
   University of Jammu,
   Jammu, Jammu & Kashmir, India.
8. Dr. Pradeep Kumar Choudhury,
   Assistant Professor,
   Institute for Studies in Industrial Development,
   An ICSSR Research Institute,
   New Delhi-110070, India.
9. Dr. Gyanendra Awasthi, M.Sc., Ph.D., NET
   Associate Professor & HOD
   Department of Biochemistry,
   Dolphin (PG) Institute of Biomedical & Natural
   Sciences,
   Dehradun, Uttarakhand, India.
10. Dr. C. Satapathy,
    Director,
    Amity Humanity Foundation,
    Amity Business School, Bhubaneswar,
    Orissa, India.
IMPLEMENTATION OF QUANTUM CELLULAR AUTOMATA TECHNOLOGY AND COMPARISON WITH CMOS TECHNOLOGY

Dr. E. N. Ganesh
1Principal, Saveetha Engineering College, Chennai, Tamil Nadu, India

ABSTRACT

In this paper, quantum dot cellular automata Inverters, Nand, Nor gates and adder designs are presented. These designed circuits are compared with Conventional CMOS technology. QCA has been recognized as one of the technologies that may replace FET based computing device at the nanoscale level. The aggressive scaling of CMOS technology has entered a regime that any more scaling integration creates several operating and performance degrading issues. Today several layers of Interconnects over connecting 40 million transistors together and makes the routing complexity huge and hence device propagation delay dominates and occupy most space of the chip. One way to eliminate interconnection delay, switch to QCA technology. This paper discusses about QCA technology and Compared with the CMOS Circuits and it was found that QCA circuits has higher speed, less area and reduced power consumption over CMOS technology.

KEYWORDS: CMOS technology, quantum cells, logic primitives

1. INTRODUCTION

Quantum dots are nanostructures created from standard semi conductive materials (GaAs)[1],[2]. These structures are modeled as quantum wells. They exhibit energy effects even at distances several hundred times larger than the material system lattice constant. A dot can be visualized as well. Once electrons are trapped inside the dot, it requires higher energy for electron to escape. Quantum dot cellular automata is a Novel technology that attempts to create general computational functionality at the nanoscale by controlling the position of single electrons. The fundamental unit of QCA is QCA cell created with four quantum Dots positioned at the vertices of square. The electrons are quantum mechanical particles. They are able to tunnel between the dots in a cell. The electrons in the cell that are placed adjacent to each other will interact. As a result the polarization of one cell will be directly affected by the polarization of its neighboring cells. Fig 1 below shows quantum cells with electrons occupying opposite vertices.

![Fig 1a](image1)
![Fig 1b](image2)
Fig 1 shows QCA cells with four quantum dots. 1.a \( P = +1 \) (Binary 1) 1.b \( P = -1 \) (Binary 0). This interaction forces neighboring cells to synchronize their polarization. Therefore an array of QCA cells acts as wire and is able to transmit the information from one end to another.

### 2. QUANTUM COMPUTATION

To perform logic computing, we require universally a complete logic set. We need a set of Boolean logic gates that can perform AND, OR, NOT and FANOUT operations. The combination of these is considered as universal because any general Boolean function can be implemented with combination of these logic primitives. The fundamental method for computing is majority gate or majority voter method by konrad walus. Suppose three inputs are given to Quantum circuit. Then output of the quantum structure is tabulated in table 1. The majority gate produces an output that reflects the majority of the inputs. The majority function is a part of a larger group of functions called threshold functions. Threshold functions works according to inputs that reaches certain threshold before output is asserted.

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT MAJORITY VOTING</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>1</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>101</td>
<td>1</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
</tr>
<tr>
<td>111</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1 - Majority voting scheme

The majority function is most fundamental logic gate in QCA circuits. In order to create an AND gate we simply fix one of the majority gate input to 0 \( P = -1 \). To create OR gate we fix one of inputs to 1 \( P = +1 \). The inverter or NOT gate is also simple to implement using QCA. If we place two cells at 45 degrees with respect to each other such that they interact inversely.

#### Fig 2. Majority AND gate – QCAD TOOL

The output of majority AND gate reflects the majority of the inputs. Suppose input \( A = 1, B = 1 \), Control input \( 0(-1) \), the output is equal to 1.

#### Fig 3 Majority OR gate – QCAD TOOL

Control input to OR gate is 1.

### 3. QCA CLOCKING

Figure 4 shows clocking scheme of QCA circuits

Clocking is the requirement for synchronization of information flow in QCA circuits. It requires a clock not only to synchronize and control information flow but clock actually provides power to run the circuit. The cells are not powered from any other external source apart from the clock. These clocks have been proposed to control the potential barriers between the quantum dots. When the clock signal is high the potential barriers between the dots are low and electrons effectively spread out in the cell and no net polarization exists. \( P = 0 \) As the clock signal is switched low, the potential barriers between the dots are raised high and the electrons are localized such that a polarization is developed based on the interaction of their neighbors.

In short when clock is high cell is unlatched and when clock is low cell is latched. In order to pump information down a circuit in a controllable manner four clocking zones are available as shown in Figure 4. Each of clocking signal lagging in phase by 90 degrees with respect to one before. In this way, the cells are latched in series and propagate information in the same direction. So clocking is essential for quantum circuits.

### 4 QCA CIRCUITS AND COMPARISON WITH CMOS CIRCUITS

In this section, some of the Combinational circuits are presented using QCA designer and compared with CMOS using Micro wind tool.

#### 4.1 QCA INVERTER

Figure 5 QCA inverter a – Input and b - output.
Figure 5 shows QCA inverter and 6 shows simulated waveform. Table II gives details about the various parameters during simulation.

Figure 6 Simulated waveform for Inverter.

<table>
<thead>
<tr>
<th>S.NO</th>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SPEED</td>
<td>6.7 ns</td>
</tr>
<tr>
<td>2</td>
<td>AREA</td>
<td>5000 nm²</td>
</tr>
<tr>
<td>3</td>
<td>TEMPERATURE</td>
<td>5 K</td>
</tr>
<tr>
<td>4</td>
<td>REL PERMITIVITY</td>
<td>12.9</td>
</tr>
<tr>
<td>5</td>
<td>RADIUS OF CELL</td>
<td>65 nm</td>
</tr>
<tr>
<td>6</td>
<td>CLK HIGH</td>
<td>9E-20</td>
</tr>
<tr>
<td>7</td>
<td>CLK LOW</td>
<td>3E-21</td>
</tr>
<tr>
<td>8</td>
<td>SIMULATION</td>
<td>BISTABLE / DIGITAL</td>
</tr>
</tbody>
</table>

Table II Inverter – Parameter Values

Figure 7 Parameter from QCAD

4.2 CMOS INVERTER

Figure 8 shows CMOS inverter from Micro wind.

Figure 9,10 shows Inverter characteristics

Figure 10 Inverter characteristics
Figure 8 shows Layout schematic of CMOS 0.12 μm technology. Figure 9 and 10 shows IN and OUT characteristics. Table III gives Parameters and its values of CMOS.

<table>
<thead>
<tr>
<th>S.NO</th>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AREA</td>
<td>50 μm²</td>
</tr>
<tr>
<td>2</td>
<td>SPEED</td>
<td>20 ns</td>
</tr>
<tr>
<td>3</td>
<td>FREQ</td>
<td>0.05 GHZ</td>
</tr>
<tr>
<td>4</td>
<td>POW DISSIP</td>
<td>0.054 mW</td>
</tr>
<tr>
<td>5</td>
<td>W/L</td>
<td>1.9 / 0.12</td>
</tr>
<tr>
<td>6</td>
<td>I max</td>
<td>0.325 mA</td>
</tr>
</tbody>
</table>

Table III Inverter values

4.3 COMPARISON

From Table II and III it is found that in area and speed wise QCA circuits are better than CMOS circuits. The area of QCA INVERTER is 5000 nm² and that of CMOS 50 μm², nearly 10 times area can be saved. Similarly speed wise one-third speed is increased in QCA circuits.

5 STUDY II

5.1 QCA CIRCUIT – NAND & NOR

Figure 11 a – QCA NAND [6]

Figure 11 b – QCA NOR[6]

Figure 11 a and b gives QCA Nand and Nor Circuits. The difference between a and b circuits being Control signal = 0 (-1) for Nand and 1 (+1) for Nor circuit. Figure 12.a and b shows the simulation of 11.a and b QCA circuits. The output Y’ of 11.a and b is available at clock 2. Clock 1 is used to find AND and OR logic (y).

Table IV gives Parameter and their values of QCA Nand and Nor Circuit.

<table>
<thead>
<tr>
<th>S.NO</th>
<th>PARAMETERS</th>
<th>NAND</th>
<th>NOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Speed</td>
<td>12 ns</td>
<td>12 ns</td>
</tr>
<tr>
<td>2</td>
<td>Area</td>
<td>6000 nm²</td>
<td>6000 nm²</td>
</tr>
<tr>
<td>3</td>
<td>Radius</td>
<td>80 nm</td>
<td>80 nm</td>
</tr>
<tr>
<td>4</td>
<td>Temperature</td>
<td>5 k</td>
<td>5 k</td>
</tr>
<tr>
<td>5</td>
<td>Clk high</td>
<td>9.8 E⁻²¹</td>
<td>9.8 E⁻²¹</td>
</tr>
<tr>
<td>6</td>
<td>Clk low</td>
<td>3.7 E⁻²²</td>
<td>3.7 E⁻²²</td>
</tr>
<tr>
<td>7</td>
<td>No of cells</td>
<td>15 QCA</td>
<td>15 QCA</td>
</tr>
</tbody>
</table>

Table IV Parameters and their values of QCA Nand and Nor Circuits.

5.2 CMOS NAND & NOR CIRCUITS

Figure 13 a CMOS Layout for Nand circuit,
5.c. COMPARISON OF QCA & CMOS CIRCUITS

It is noted that from figure 11 to 14 and Table V and IV, QCA circuit having less area and higher speed than CMOS circuits. However the Power dissipation in QCA circuit is related with Clock high and low (latching). The values of Clk high and low are negligibly small, no need for comparison on power dissipation in case of QCA circuit.

6. STUDY III – FULL ADDER CIRCUITS

6.1 QCA FULL ADDER CIRCUIT

Figure 15 shows the QCA full adder. During Clock 0 the output Sum and Carry is evaluated. When clock 0 goes low the output sum = 0 when a, b, c =0. In QCA circuits output available during next clock phase.

<table>
<thead>
<tr>
<th>S.NO</th>
<th>PARAMETERS</th>
<th>NAND</th>
<th>NOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SIZE</td>
<td>150 μm²</td>
<td>160 μm²</td>
</tr>
<tr>
<td>2</td>
<td>SPEED</td>
<td>40 ns</td>
<td>42 ns</td>
</tr>
<tr>
<td>3</td>
<td>FREQ</td>
<td>2.5 Mhz</td>
<td>2.56 Mhz</td>
</tr>
<tr>
<td>4</td>
<td>Ileak</td>
<td>0.1 ma</td>
<td>0.2 ma</td>
</tr>
<tr>
<td>5</td>
<td>W / L</td>
<td>0.24 / .12</td>
<td>0.2 / .12</td>
</tr>
<tr>
<td>6</td>
<td>POWER DISSIPATION</td>
<td>0.685 mW</td>
<td>0.186 mW</td>
</tr>
</tbody>
</table>

Table V CMOS Nand and Nor Parameters and values
6.2 CMOS FULLADDER

Figure 16.a CMOS full adder [7]

Figure 16.b Simulated Waveform

Figure 16 shows CMOS Full adder layout and its simulated waveform.[7]

6.3 COMPARISON

<table>
<thead>
<tr>
<th>S.NO</th>
<th>PARAMETER</th>
<th>QCA FA</th>
<th>CMOS FA</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Area</td>
<td>160 µm²</td>
<td>400 µm²</td>
</tr>
<tr>
<td>2</td>
<td>Speed</td>
<td>80 ns</td>
<td>150 ns</td>
</tr>
<tr>
<td>3</td>
<td>Temp</td>
<td>5 k</td>
<td>27 °C</td>
</tr>
<tr>
<td>4</td>
<td>Pow.diss</td>
<td>-</td>
<td>0.543 mW</td>
</tr>
<tr>
<td>5</td>
<td>W / L (CMOS)</td>
<td>Total 82 cells</td>
<td>0.36 / 0.12</td>
</tr>
</tbody>
</table>

Table VI parameters and values of QCA and CMOS circuits

From the table it is found that Area and speed wise QCA circuits are the best and this technology can be used.

7.1 ADVANTAGES OF QCA OVER CMOS

1. High packing density (10¹⁰ / cm² cells)
2. Very low power dissipation (10⁻¹⁰ W [per unit])
3. Compatibility with nanostructures
4. High computational speeds.
5. Routing, Interconnection between cells are easy[1][2]

7.2 DRAWBACKS

1. Presence of Metastable state which the system is trapped infinite amount of time [6].
2. Technology operated in Cryogenic temperature [1,2].

8. CONCLUSION

QCA technology is a nano technology, which plays important role in the future. In this paper CMOS circuits are compared with QCA circuits. Since QCA circuits are built in cells of nanometer size, these circuits gives high speed and utilizes lesser area. Therefore today CMOS drawbacks can be avoided by switching to QCA technology. But further drawbacks of QCA circuits can be avoided by moving to molecular QCA technology [5]. Since the above technology is in research a long way to go for further development. Further we can develop a theoretical processor model using QCAD and also some of the algorithms also been developed.

9. REFERENCE

5. Development of design tools for fault tolerant of QCA logic gates – C.D.Armstrong, W.Humphreys II international workshop on Quantum computing – 2004
6. QCA computing using Quantum dot cellular automata technology – E.N.GANESH and K.KAJA MOHIDEEN IEEE I world congress on lateral computing Dec 2004 IISC